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ABSTRACT
The objective of this contract was to perform tradeoff studies to
_	
determine the design requirements fo. a fast response solar array simu-
lator capable of delivering output power in the range of 20 to 5000 watta.
Evaluation of the tradeoff studies led to the selection of a reference
design that includes the following features;
Generation of the static and dynamic characteristics of the
solar array through the use of a forward biased solar cell
as an analog reference.
° Programming of these characteristics for variation in
illumination and temperature with time by digital techniques.
° A 500w module as the basic building block for a 5000w system.
° Current accuracy of f 0.5% of the short circuit current setting.
r
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Z - solar cell impedance
Rp = equivalent parallel resistance of solar cell
Cp = equivalent parallel capacitance of solar cell
e = phase angle associated with solar cell impedance
CJ
 = junction capacitance
AJ = junction area
VJ
 = junction potential
CD = diffusion capacitance
Id = diffusion current
T = minority carrier lifetime
Isc = short circuit current
Voc = open circuit voltage
VL
 = load (output) voltage
IL
 = load (output) current
K = Boltzman ' s constant
q = electron charge
T = absolute temperature in °K
Vt = KT/q
y,
n  = the number of cells in series
np = the number of cells in parallel
Is = the short circuit current of a single cell at
the reference temperature and illumination
Io = the reveres saturation current of a single cell
at the reference temperature arid illumination
i
t0
Kl = a variable constant to account for variations
in illumination due to sun angle and spinning
tR - risetime
fH - upper half power frequency
IR s reference current
ID = diode current
VD = diode voltage
VR = diode voltage when ID = IR
C = error voltage
TR = the reference temperature
,4^ T = temperature variation
H = current amplifier transfer function
n = nsKTTq
Pte, = maximum power output of SAS
Vs = maxim= voltage of power supply
Is = maximum current of power supply
_	 VCE = collector to emitter voltage of series regulating
transistor(s)
I  = collector current of series regulating transistor(s)
PT = power dissipation of series regulating transistors)
GCL == closed loop gain
ZD = diode impedance
G - transfer function of voltage amplifier
MI
 = current accuracy
MV
 = voltage accuracy
JC	 gml = forward gain of voltage amplVier
ZL
 = load impedance
RL - load resistance
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1. INTRODUCTION
This report contains the results of tradeoff studies which were
performed to determine the design requirements for a fast response
solar array simulator capable of delivering output power in the range
of 20 to 5000 watts. This solar array simulator must simulate the
static and dynamic characteristics of the solar array in a manner which
allows other power subsystem components such as regulators to be tested
and evaluated in a manner which is unconstrained or lJnited by improper
or inaccurate array characteristi, sizulation. In addition the simulator
must be capable of being programmed to allow variation of the characteristics
as a function of time. The tradeoff studies were divided into four major
areas:
° Frequency and transient response considerations
° Digital versus analog characteristic generation and
programming
° Optimum power module siza
° Accuracy considerations
Based on an evaluation of these tradeoffs a reference design was selectedp
design requirements were established and preliminary design calculations
were performed to verify the ability of the reference design to meet the
design requirements.
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C2. =Z OFF TIES
2.1 Freauencv and Tra signt R^UOnse
This study considered two basic areas. The first was to determine what are
the AC characteristics of solar arrays and the second was to consider how
important these characteristics are to typical regulatorb.
In order to determine the former a literature survey was first performed
which uncovered little quantitative information on the AC characteristics of
solar cells. Qualitatively the literature indicates that the cell exhibits a
capacitive reactance; however, no information was found which showed how this
capacitance varied as a Punetion of cell area, current, voltage, or frequency.
Therefore, it was decided to perform a simple test on a representative cell.
The cell chosen for the test was a silicon, 2 ohm—cm, n on p, 3.8 cm  cell.
The test circuit is shown in Figure 1. The cell was subjected to a constant
illumination of approximately 120 mw/cM 2
 and was maintained at a constant temp-
erature of 110°F. Various DC operating points were selected by varying the load
resistor R3 . The resulting V—I curve is shown in Figure 2. An AC signal was
injected with a wave analyzer and the resulting voltage vectors were also
measured by the wave analyzer. From these three measurements the magnitude of
the cell impedance, Z, and the phase angle, B, were determined by the following
relationships.
	
Z = V1
	
ViR2
	
Il	 V2	
1
8 — cos-1 
V12 + V22 — 
V112
2 V1V2
A plot of Z vs frequency is show in Figure 3. Knowing Z and a the impedance
can be separated into an equivalent circuit of a resistance, R p , in parallel
with a capacitance, Cp , by the following relationships.
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The results of this separation are shown in Figures 4 and 5.
This simple test was not as extensive or as accurate as would be required
to reach any valid quantitative conclusions. however examination of the data
does provide the following qualitative conclusions:
1. The impedance stays relatively constant out to 5 kHz regardless of
operating point.
2. The capacitance seems to be inversely proportional to frequency out
to about 10 kHz beyond which it is felt that inductive effects in the
measurement circuitry were becoming significant.
3. Capacitance varies inversely with cell current.
4. Resistance begins to fall off with frequency at the same point as the
impedance and with the same slope.
Examination of data from earlier tests performed at TRIK reveals the same
general conclusions. A single curve of impedance versus frequency for a Nimbus
array also indicates a constant impedance up to about 5 kHz.
Considering this data and correlating it with junction device theory, it
can be seen that the magnitude of the observed capacitances is much greater
than can be accounted for by the concept of junction capacitance where
Ci ~ Ai
V J112
Ai
 = junction area
VJ = junction potential including built—in
potential and any applied potential
However, if the concept of diffusion capacitance is examined where
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then the agreement is fairly close. Note that diffusion current across the
junction is
Id	 Isc - I
where
I sc = short circuit cur•ent
I = current in the external circuit
(In a conventional forward biased diode the diffusion current is the same as
the current in the external circuit.) Since diffusion capacitance may also
be thought of as a variation of charge with a variation of voltage; i.e.,
1
CD =
Then for a fixed amplitude AC voltage (_.V), the amount of charge that can
diffuse across the junction (LQ) is a function of the frequency; and as the
frequency increases the time required for charge far from the junction to
diffuse to the junction becomes comparable to the period of the AC voltage. 1
Therefore as frequency increases/ " Q decreases and therefore C D decreases.
This explanation seems to fit well with the observed test data and explains
the dependence of capacitance on both frequency and current.
In order to further verify these assumptions a second test was run on the
same cell only with it operated as a forward biased diode (non-illuminated).
The test setup was identical to Figure 1 with the additiGia of a DC voltage source.
The method of data reduction was also identical to the illuminated cell test.
The DC V-I curve is shown in Figure 6 and curves of Z, Rp ,and C  vs frequency
are shown in Figures 7, 6, and 9 respectively. Examination of these curves
reveals the same dependence of C  on operating point and frequency as for the
r	
illuminated cell thus reinforcing the d ;..ffusion capacitance concept. The curves
`	 for Z and Rp also exhibit the same behavior as for the illuminated cell.
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Based on this testing it is concluded that the solar cell impedance is a
function of both diffusion current and frequency. While no quantitative
conclusions can be reached, it can be seen that a solar cell operated as a
forward biased diode exhibits these same characteristics and that properly
used it could serve as a reference not only for the DC curve shape but for
the AC characteristics as well.
The importance of the array characteristics to typical regulators was dis-
cussed in detail in the proposal 2 where it was shown that the array i-uedarce
enters directly into the feedback loop of the typical shunt type dissipative
regulator. Switching type regulators such as would be used in a maximum power
point tracking system were also discussed. The final report on the maximum
power tracking system being developed for Nimbus 3 emphasizes the importance
of the array impedance characteristics as related to the selection of the scan
r
t
>y+r"
t
{	 frequency for the tracker. Therefore any realistic test of such a device will
require a solar array simulator that closely simulates these characteristics.
In summary the frequency characteristics of the solar cell have been shown
to be both a function of operating point and frequency. Therefore it is evident
that in order to adequately simulate such a characteristic a reference device
must be found that will exhibit these same characteristics. Clearly a fixed RC
network on the simulator output will not accomplish this. It has been shown
that a solar cell will exhibit these same characteristics if it is operated in
the foi-ward biased mode. The importance of the solar array frequency character-
istics in typical regulator designs has also been shown.
2.2 Digital versus Analog Tradeoffs
Tradeoff studies were performed to determine the optimum method of generating
the basic V—I characteristic and of programming this characteristic as function
of time. Three basic schemes were considered; digital generation and programming,
analog generation and programing, d analog generation with digital programming.
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Two methods of digitally generating and programming the V-I characteristic
were conside:•ed. Both utilize a digital computer tc generate a reference
voltage signal in response to samples of the output current. This reference
voltage in turn controls a series regulator which adjusts the load voltage
according to the desired V-I characteristic. The basic scheme is shown in
Figure 10.
In the first case the computer is utilized to perform an on-line calculation
of the required load voltage in response to an input load current by the following
relationship:
nsKT	 Klnp Is-IL 
+ 1VL	q In	 K1npIo
where
VL
 = load (output) voltage
IL
 = load (output) currentC`
K = Boltzman's constant
q = electron gharge
T = absolute temperature in °K. (programmed)
ns
 = the number of cells in series
np
 = the number of cells in parallel
I s
 = the short circuit current of a single cell at the
reference illumination and temperature
Io = the reverse saturation current of a single cell at
the reference illumination and tempers-1--lure
Kl
 = a variable constant to account for variations in
illumination due to sun angle and spinning (programmed)
For a given simulation the fixed variables are entered directly into the computer
and sub-routines are programmed to generate K l
 and T as a function of time. For
a fixed load the output voltage would vary as the variables K l
 and T vary. Even
though temperature may vary rather rapidly upon exit from eclipse and K l
 could be
^5
D)dq I t4 S s rem
C
urc IQ
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lvarying at a maximum of a 2 Hw rate in a spinning satellite, these variations
are slow compared to the computer calculation time. However in under to be
compatible with the frequency response characteristics previously identified,
the simulator must be capable of responding at least at a 5 kHz rate: that is
for a step change in load the simulator should be at its new operating point
in tR
 seconds where
_ 0
tR ~ fH
Therefore if
f  = 5 kHz
tR = 70 usec.
Conversations with various computer manufacturers indicated that computation of
the required function in about this length of time would be possible. No,,e,
however, that several iteratio.zs would be required before the system. covla settle
down at a new operating point. Clearly this would be in excess of the desired
response time.
In order to shorten this time a second scheme was conceived that would con-
siderably shorten the time. Under this method a series of tables of V L vs IL
would be stored in the computer memory corresponding to the 7d-I characteristics
as a function of time. At any discrete time a single table would be stored in
the computer's core memory corresponding to the V-I characteristic for that
interval of time. As IL
 changed,the corresponding VL could be outputted in one
cycle time, so, that now the time limitation falls onto the A/D converter which
depending on word length would be of the order of 30 microseconds.
Both of these schemes then seem to be marginal from a response point of view
however their most serious disadvantage lies in their inability to simulate the
variable impedance of the solar array. Note that ;chile a shift in operating point
i
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will result in an effective change in the DC impedance, if the bandwidth is to
remain constant at 5 kHz the capacitance must change by the same percent in the
opposite direction. This would be difficult to do digitally in any other than
a crude manner. The digital schemes do however offer ease of rrogrars',ine.; rar-
titularly the first one. LVen in the second case the conputer could be easily
programmed to generate all the required tables in advance from the basic function.
The block diagram for the analog curve generation method 1; ;shown in Figure 11.
This method utilizes the characteristics of a forward biased solar cell to generate
the basic DC curve shape as well as to provide ,hA AC response as discussed in
Section 2.1. Considering the bl^::k diagram we may timi e:
IT
IR _ Klnp = ID
VD — VL
	
=
s
Now if AV is safficier_tly large we may write:
VD = VL
ns
Then
Ir = Klnp IR — ID f
J
= Klnp r 1R — Io ( e q
VL/;,sKT _ 1) I
I	 ^
where
= short circuit current of the reference cell atIR ^ Is
the reference illumination and- ter:pera.ture
and all other variables have the same meaning as befor. Solving for VL:
_ nsKTK1npIR — IL
VL	q	 In 
L K1npIo	
+ 1
t
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which is identical to the basic function generated in the digital method. In
order to simplify the programing we may combine the adjustment of n s
 and T
into one parameter and Kl
 and np into a second parameter; i.e. let
1
H	 = Klnp
nVt
 = ns q (TR f L1T)
Vt =
K TR
q
xUT
n	 = ns q
t
where
TR = the reference temperature
AT = the temperature variation
Therefore H may be interpreted as the number of parallel cells in the array as
modified by the illumination variation_. Notice that at the reference illumination
(Kl = 1) and at short circuit current
H = IR
Isc
Also n may be interpreted as the number of series cells in the array as modified
by the temperature variation. In this case at the reference temperature (Z^ T = 0)
and at open circuit voltage
n	 Vo c
VR
where
VR = the reference diode voltage when ID IR'
Therefore at reference conditions we may write
I sc	 ILVL = nVt
 In 0	 11
I sc IDO	 J
J	
I. e VL/nVt _ 1;IL = Isc (1 - IDO1	 l
where	 IDO = IQ /IR
20
Variation of ns and np from array to array is handled as an initial pro-
grammer setting of n and H whereas variation from reference conditions for a
given array as a function of time is handled by incremental variations of n
and H about their initial values. In order to accomplish this V th a true
analog or linear element would require some relatively complex electromechanical
or electro-optical scheme and therefore analog programming has definite dis-
advantages.
Therefore it appears that an analog generation/digital programming scheme
offers the greatest advantages; i.e.
1. True analog generation: of the V-I characteristic.
2. True analog simulation of-the array :impedance through multiplication
of the AC response of the forward biased diode analog.
3. Ease of programming inherent to digital systems.
c
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2.3 Optimization of Power Modules
It is desired to determine the optimum size of the basic power module that
would be consistent with simulation of arrays ranging in power from 20 to 5000
watts. The basic concept of combining power modules is shown in Figure 12.
Each module would operate as a functional entity and would consist of a pro-
grammable reference, a power supply, a power stage, and an isolation diode.
Therefore these modules could be placed in series or in parallel in the same
manner as individual panels are arranged to make up a total array.
Three basic requirements must be considered when determining the size of
the individual module.
1. Maximum power capability
2. Range of I sc and Voc allowable at maximum power
3. Range of adjustment downward from maximum power
The relationship between the first two requirements can be seen by reference to
Figure 13. That is, for a given maximum power it is obvious that all possible
combinations of voltage and current cannot be permitted for a realizable power
supply/power stage combination. Suppose that the power supply has a maximum
voltage of V s
 and a maximum current of Is an(-. ?or simplification assume that the
regulator is lossless and that the V-I characteristic is a rectangle. Then the
maximum power output would be:
PMP = Vsls
If this were chosen as the maximum power rating of the module, then clearly only
one set of values of I sc and Voc would permit this maximum to be attained. How-
ever if for example the maximum power rating of the module were chosen to be
PMP	 1/2 VsIs
then various sets of Voc and Isc would be permitted ranging from
22
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Voc = Vs
T ac = 1/2 Is
to
Voc = 1/2 Vs
Isc — Is
With this type of maximum power rating then. a wi^,; range of I s c and Voc can
be accommodated for a given power supply.
In addition to the power supply limitations, the limitations of the ser-J.es
transistor(s) in the power stage itself must be considered. For example the
most severe operating condition for the transist or occurs when the simulator is
operating at short circuit, i.e.
Vice -- Voc
I c = Isc
PT = Voc Isc
In this case the power being dissipated in the power stages is 1.4 PMp and output
power is zero (since VL = C). Therefore if as in the previous example the rating
of module is
PMp = 1/2 VsIs
then the minimum rating of the power transistor(s) must be
VCE max ^ Vs at 1. = 1/2 Is
IC max = Is at VCe = 1/2 Vs
PT max — 1/2 VsIs
In addition all combinations of voltage and current between the two extremes
must not exceed the second breakdown limitations of the transistor. Of course
suitable derating must be included, in determining the maximun: rati--gs required
of the power transistor.
25
Once the maximum power rating and the range of Voc and Isc are determinedIr for the module then the minimum power capability must also be examined.
Obviously arg , power within the envelope of Figure 13 can be achieved as far
as the power supply and power stage are concerned however the problem here is
related to the range of adjustment of the current amplifier, i.e. since
H = IR
Isc
it is obvious that Isc cannot be adjusted to zero. Similarly Voc cannot be
adj%sted to less than VR. Therefore as a practical matter both Voc and Isc have
to have some lower limit of adjustment.
These three factors make up the main technical considerations on module size
however two additional factors which also should to considered are cost and
flexibility. From a cost point of view the larger the module the less the rost
will be prizar ;.ly due to the necessity of having individual supplies for each
module and also due to the programmer if individual programmers are used for each
module. From a flexibility standpoint the smaller the module the greater the
flexibility.
Considering these five factors the following module size was selected as
optimum
pMp = VMPIMP = 500w
V	 = 80v ® IMp = 6.25a
I	 = 18a 0 VMp = 27.7v
therefore
Vou max = 10Ov a Isc = 7a
Isc max — 20a 0 Voc = 3L;:'
assuming
VMp se, 0.8 Voc
IMp or- 0 - 9 Isc
26
ilso for the minimum operating adjustments
Voc min = 10v
Ise min = O•la
Therefore the maximum power requirement of 5000w can be attained with a variety
of Voc/Isc settings and series/parallel combinations. For example at the extremes
it could be attained with 10 modules in series and
Voc = 1000
Ise = 7
or with 10 modules in parallel and Voc = 34, Isc = 200•
The minimum power at the maximum power point would be
PMp min = 7.2w
corresponding to
I Se = O.la
Voc = lOv
2.4 Output Accuracy Considerations
For the purposes of this study accuracy is defined as the following:
Accuracy is the ability of the solar array simulator to reproduce
the reference V—I characteristic for a fixed set of inputs H and n
as previously defined. This shall include both repeatability and
long term stability.
i	 In order to perform a qualitative accuracy analysis a reference system
musC'
 be selected. Therefore the hybrid analog/digital system has been selected
aE; shown in Figure 14. The following operating parameters are also specified:
Ise Mir: = 0 . la
Ise max = 20a at Voc = 34v
,S Voc min = 10v
Vcc Max = 100v at I sc = 7a
i
PMp max = 500w
s
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The closed loop transfer function for this system may be written as
 G	 = ZD G	
;.
	
CL	 1 + ZDGH
In terms of IL
 the closed loop gain may be written as
GCL - IVIR
Therefore since IR is fixed
IL — GCL IR
In terms of a ratio the current accuracy may be defined as
M	 AIL
I _ Ise
Therefore
MI — IRIse
The
LGCL
 voltage accuracy may be defined as
{	
MV =:
Voc
Now since the voltage and the current are related by the characteristic function
^VL may be expressed in terms of AIL as
QV — VocVt	AIL e 
—VL/nVt + 1
	
L	 VR	 IscIDO
Therefore both the current and voltage accuracy can be determined if the variation
of the closed loop gain due to all the variables that can affect it can be
determined.
The first step in this analysis is to determine the variation of the closed
loop gain as a function of the variation of the three major blocks of Figure 14;
ZD, G, and H. Therefore by partial differentiation
ALGC1 	 —ZD
LG	 D
29
, , . --
ZD	 D
AG L _ ZD2G2
^H	 D
Where
D = (1 -r- ZD(11)2
The individual variations of GCL due to G, ZD , and H can be expressed as a, b,
and c respectively, i.e.
LG
a	
ZD D
b = -GL Z 
D
Z 2G^H
c - ^._...
D
Then by combining these variations using the "root sum of the squares" technique
(RSS)
MI = IR 	 a2+ b2 + c2
Isc
and	 -
= 
Vt	
rMI 
e -VL/nVt + 1
MV In IDO
At this point it is necessary to work backwards to determine what / G, _...ZD,
and• . .H can be allowed if the design goal of 1% (± 0.5%) is to be met for both MI
and MV . First examining these accuracies at the extremes of the V-I characteristic,
suppose that
It	 MI ^ .01
Then at short circuit current determine MV
 by the previous relationship, i.e.
MI
_ 	 1
MV = Vt In IDO e vL/nVt + lR
R
For purposes of this analysis the following constants were established for the
reference diode.
IR = 140 ma
VR = 600 my
Vt = KT = 26 my
q
IDO = 10-10a
Therefore	 -	 -
- 1 In MI 
e 
-23 VL/V., x 1010 f 1
23
At	 VL = 0, MI = .01
MV = ^3 In 108
MV = 0.8
t
Clearly these numbers are not compatible. Either MI
 must be reduced by a
factor of approximately 10  or the range of V L must be limited to no less than
approximately 0.8 Voc. Neither of these alternatives is acceptable. Examination
of the magnitude of ZD near short circuit (VD near 0) reveals the cause of the
problem. Refz.rring to Figure 14 notice that for a 1% error in I 0
 there-will be
a corresponding 1% error in ID , i.e.
ID
 = .01 IR
Therefore
.1-.VD = 001 IR ZD
A tabulation of Zn versus Vn for the reference diode is given in Table I where
ZD
 is the DC resistance and is determined by the following relationship
-
VD VD
-ZD ID _	 Io e VD/Vt - 1,
where
Io =	 1.4 x 10-11 a
31
TABLE I
Diode Impedance 	 Voltage
VD - volts ID - amps ZD - ohms
.03 3 x 10-11 1 x 10^
,05 8 x 10-11 6.25 x 108
.1 6.3 x 10-10 1.59 x 108
3.08 x 10'8 6.5 x 106
.3 1.36 x 10-6 2.2 x 105
,4 6.63 x 10-5 6.03 x 103
.5 3.02 x 10'3 165
.55 22 x 10'3 25
.57 43.5 x 10'3 13.1
.59 99 x l0-3 5.95
v
r.
.6 140 x 10'3 4.28
s
It can be seen that at or near VD = 0 even a very small LIL will result in
f a large ©VL because of the large value of Z D in this region.	 Note that this
is a simplification since the closed loop will modify the operating point away
from VD = 0 until an equilibrium operating point is attained.	 However it
A. appears advantageous to modify ZD by placing a fixed resistor Rp in parallel
with it.	 This results in a new characteristic function for VL and IL.
r	
VL/nVt - 1	 VL — ]IL = ISc ! 1 - IDO e	 - nR IR
L p
and the relationship between AI L and LIVL becomes
s c VL/tV	 C' L^n t
R PC .^ IL = nI R OVL + Ise IDO e	
n	 e	
- 1
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This cannot be solved explicitly for LVL as was done previously. However as
an example determine AVL for the same conditions as before, i.e.
MI = .01
VL = 0
and with
RP = 100
n - 50 (i.e. Voc = 30)
then
.01 = .00143 ^VL f 10-10 (e677  L,VL -1)
By trial and error
'LVL = 7v
My - OVL = .234
Voc
C While this represents a considerable improvement it is clear that any further
improvement will have to be accomplished by improving MI since further re-
duction of RP has too drastic an effect on the slope of the V-I characteristic
in the constant current region. By inspection the preceding equation can be
simplified to
Isc
DIL	 IscRp ^VL
Therefore
OVL = AIL IRRp
n	 Isc
MvVR = MI TR Rp
MV	 = MI IRRp
VR
MV = 23.3 MI
qz-
s
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values of ZD can be
values of Table I.
meters will be comp
VL
IL
The
the
par,
For example if
MI = .005
Then	 MV = .116 a VL = 0
At the other extreme of the V—I characteristic no incompatibility between
MI and MV exists. Using the original relationship (since the effect of Rp is
nullified near open circuit) the corresponding MV for a given MI can be calcu-
lated by
1	 VL
In fM  e-23 Voc x 1010 +MV	 23	
LI
Therefore if
MI = .005
VL = Voc
1 In .005 x 1.03 + 1
MV	 23
MV = .00022
Therefore with the modified diode reference (i.e. Rp = 100 in parallel),
the parameters G, ZD , and H and their partials (a, b, and c) can be calculated
at the extremes of the V—I characteristic and over the full range of r1justment
a
of I sc . (These F<.rameters are independent of Voc ). The expression for G is
G	 1
gmi
+ 9m1RL
n
n
r.	
RL
where it is assumed for now that gml is infinite and ZL is a resistance. The
expression for H is
H = IR
Isc
computed from Table I by combining Rp in parallel with
Finally in order to come up with finite values for G the
ated at
.01 Voc
Isc
 &!Qu
1
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kand at
IL	 -01 Isc
VL	 Vo c
The following accuracies were assigned for the three blocks
AG = .005 G
J& H = .005 H
,6Z, = •05 ZD
The resulting current and voltage accuracies are tabulated in Table II
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The next analysis task is to determine if the A's assi-1-mtd for Table II
are reasonable. Considering G. the first error that must be assessed i3 due
to the fact that gml
 is not infinite and therefore tt:e assurmtion that
G = -aRL
is not valid; that is there will be some 0.: due to gm l not being infinite.
Suppose we let gml = 105.
Then
AG = RL- G
where
G =	
9ml
l f ^RL
n
This error is tabulated in Table III for the extreme operating points.
f :I
TABLE III
Variation of G
VL IL
Y1
Isc	 RL G	 AG
.01 Voc Isc 20	 3.33x103 3.22x14'	 110
.01 Voc Isc 0.1	 16.6 16.6	 --
Voc .01 Isc 20	 0.3 0.3
Voc .01 Isc 0.1	 1.5x10-3 1.5x10-3
Therefore in the worst case for VL = .01 Voc and IL = Isc = 20a,
3200 — .034 = 3.4%
versus 0.5% assumed. However re-examination of Table II reveals that A H is
the controlling accuracy at this extreme of the V-I characteristic and that
AG/G could be increased by a factor of 100 and still not affect M I or MV.
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Next consider the effects of a variation in gml itself on G. The partial
derivative of G with respect to , isg^
QG =	 —1
gtn7.
	 (1	 26^RL )f 
n
Let LAG be held to
OG : .001 G
The maximum gml 's tha •L can be allowed for this limit not to be exceeded are
tabulated in Table IV
Where
Qg^ = —.001G (1 f gel P"L 2
gml =	 _05
((- B'T E !V — Variation of gm1
VL	 IL	 Isc	 RL	 G	 max -- gml
001 Voc
	
Isc	 20	 3.33x1G^	 3.22x103	 3.1x103
.01 Voc
	 Isc	 0.1	 16.6	 16.6	 6x105
Voc	 .01 Isc	 20	 0.3	 0.3	 3,3x1 07
Voc	 .01 Isc	 0.1	 1.5x10-3	 1.5x10"'3	 6.7x109
Therefore in the worst case at VL = .01 Voc and IL = I sc = 20a the maximum
Ilk
i
gml allowed for a- G of .001G is
g:Al x 100 = 3.1%
gml
Therefore based on the results of Table III and Table IV it appears that the
assumption of a
f
G
is certainly reasonable for use in the overall accuracy determination.
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R'
s Similar reasoning applied to H confirms that the 0.5% variation assumed
there is also reasonable.
Finally ccnsidering ZD it is seen that the main source of variation there
!s due to temperature. Assuming that the reference diode can be held to + 1°F
by a suitable heatsink/cooler, the L1ZD for + 1°F about a nominal ZD at 300°K
is computed and tabulated below in Table V.
VD	 ZD (T = 300°K)
.1	 1.6x108
.3	 2.2xlo5
.6	 4.3
TABLE V — Variation of Z
Z
ZD (T = 300 0f .55 °K)	 2300
	
1.61x108	.62%
	
2.22x105
	.91%
	
4.52	 5.7-%
Therefore the assumed ,& ZDof 5% appears reasonable.
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2.5 Sumrn$ry of Tradeoff Studies
As a result of the tradeoff studies the following conclusions have been
reached.
1. The impedance of a solar cell has been shown to be both a function
of current and of frequency. A tentative model for this impedance
based on the concept of diffusion capacitance was discussed. It
was shown that the same cell when operated as a forward biased
diode displayed similar impedance versus frequency and impedance
versus current behavior. In both cases the capacitive term of the
impedance was proportional to diffusion current where in the illumin-
ated cell the diffusion current is short circuit current minus the
external current whereas in the cell operated as a forward biased
diode the diffusion current is identical to the ext--^nal current.
2. Tradeoff s,,uuies on digital versus analog systems revealed that the
optimum system was one that utilized an impedance multiplication
scheme based on the impedance analog between the illuminated cell
and the forward biased cell mentioned above. Programming of changes
in the V-I characteristic due to temperature and illumdnation
variations was found to be best accomplisized by digital means.
The studies on the optimum size of a power module led to the
selection of a 500w module with open circuit voltage adjustment
between 10 and 100 volts and short circuit current adjustment between
0.1 and 20 amps.
k. Accuracy studies on the reference analog system revealed that a
resistance had to be added in parallel oath the reference diode in
'
order to provide reasonable voltage accuracy in the region of opera-
tion near short circuit current.	 Current accuracy was within 1% over
{
t
k
the entire operating range whereas voltage accuracy ranges from
a maximum of 11.6% at short circuit current to less than .002%
at open circuit voltage. The voltage: accuracy drops to 1% or less
for voltage greater than approximately 80% of Voc•
Based on the reference analog system a reference V-I characteristic for a
single cell was computed and is shown in Figure 15. This characteristic was
generated from the characteristic equation
N VL/nVt	 Ise V 
IL = Isc - I sc Ido	 e	 - 1 - nIR
J
r
IR - Io	 e TTL/nVt
	 VL
H	 7-	 nHRp
with
H	 1	 (i.e. np = 1, K1 = 1)
n = 1	 (i.e. ns
 = 1, T = 0)
IL = iR - Ie e VL)Nt -1 - VLRP
where
IR = 110 ma
Io = 1.4X1011
Vt = 26 my
RP = 100 ohms
This characteristic can be scaled directly for any desired value of n s or np.
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3.0
	 Design Requirements
Based on the conclusions of the tradeoff studies the following design
requirements have been established.
I. Range
A. Current
1. I sc shall be adjustable from 0.1 to 20 amps.
2. Variation of I as a function of temperature, sun angle and
illumination shall be accomplished by variation of a digitally program-
mable resistor.
3• Variation of I due to spinning shall be sine wave .,ri.th an amplitude
of no greater than 5% of I sc and a frequency range of 0.1 to 2 Hz. Amplitude
setting; shall be by variation of a digitally programmable resistor.
Frequency shall be set manually.
B. Voltage
1. Voc shall be adjustable from 10 to 100 V.
2. An initial power supply setting shall be made manually to set the
nominal Voc for the simulation. This setting shall be 10V above Vhe maximum
Voc of the simulation.
3. Variation of V as a function of temperature shall be accomplished by
variation of a digitally programmable resistor.
C. Power
1. Maximum power output shall be 500w with Voc = 100v, Isc = 7a at one	 a
extreme and with I sc = 20a and Voc = 34v at the other.
i
2. Minimum power at the maximum power point shall be '7.2w.
3. The locus of operating points shall be within the curve of Figure 13.
f.
D. ImpQd,_,
-'	 The output impedance shall be flat within 3 db for all operating
points out to 5 kHz.
E. Environmental
The SAS shall operate in a room environment of 60 to 80°F. Internal
blowers shall be provided as necessary.
II . Input
k. Poise
1. Input power shall be 115v, 60 Hz, single phase.
B. Internal Control
1. Initial settings shall be made manually at the console.
2. Time variation of I sc and Voc shall be controlled by a punched
tape programmer which controls three digitally programmable resistors.
C. External Control
1. Time variation of I sc and Voc shall be . capable of being controlled
by a digital computer.
III. Output
A. Accuracy
For a given voltage the c ,irrent shall be as determined from the
reference V—I characteristic within + 0.5% of Isc*  --
B. Ripple
The steady state ripple shall be less than .05% of Voc or 50 my
 which-
ever is less.
C. Curve Shape
The SAS shall exhibit a V—I characteristic which obeys the following
relationship:
= IR	 Io	 VL/nVt _	 VLIL	
H — H
	
L e 
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where IR , Io , Vt and Rp are fixed constants to be determined by the
final design.
IV Miscellaneous
r.
1. The SAS shall have a built in load which can sweep the entire
V—I characteristic at any intermediate time for purposes of chsck-ing.
It shall be controlled manually and the output shall be available to
external recording devices.
2. The SAS shall be mounted in a single cabinet which contains all
the power supplies, blowers, etc. necessary for its operation. Style,
color and type shall be approved by the customer. 	 3
3. The basic 500w unit shall be modular in design and be mounted
behind and on a standard rack panel complete with all heat sinking and
blowers as required and connectors for interconnection to additional units,
loads, and programmer.
4. Provision shall be made in the electrical design and mechanical
design for additicn of identical 500w modules in either parallel or series.
a
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4. FRhIIMINAAY QU CSIt
Y	 4.1 Electrical Design
3
An overall block diagram of the system is shown in Figure 16. The two main
areas of circuit design were the series power regulator and the current amplifier.
The preliminary schematics for these two blocks are shown in Figures 17 and 18
respectively. Maximum use was made of integrated circuit operational amplifiers
in both of these designs. Design calculations performed during the course of the
design indicate that the DC requirements for G and H can be met as specified in
the accuracy analysis of Section 2.4 and that the variations of these parameters
as specified can also be held.
-
	
	
The diode reference will be an n on p silicon solar cell mounted on a
thermoelectric cooler in order to maintain a constant temperature within f 0.5°F.
The power supply selected for the main power supply will actually be two
3	 60 volt, 20 amp supplies in series. The two auxiliary supplies will be standard
lab supplies and the current reference will be a highly stable constant current
supply .
The variation of H due to spinning will be controlled by a function generator
capable of sine, triangular, and square waveforms over the range of .01 Hz to
100 kHz. The frequency and waveshape will be set manually and the amplitude will
be varied by a digitally programmable resistor.
The variation of H due to other illumination variations and the variation of G
due to temperature variations will be controlled by digitally programmable resistors
also. These same resistors are set initially to account for the number of cells in
parallel and in series. This can be handled eitrner through the programmer or
manually with front panel switches. These two resistors along with the one for
CK	
the functionenerator will be four decade .01 devices with each decadeg	 ,	 ^	  	 con—
trolled by a 1-2-4-2 BCD code.
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The internal programmer will be a punched tape programmer capable of
providing 82 bits of digital information from a mylar tape. Tape advance
speed is variable. As well as controlling the three digital resistors the
programmer will also completely shut down the simulator for eclipse conditions.
A tape punch will also be provided. Provisions will be provided on the front
panel and through the rear panel connectors for switching from the internal
programmer to external computer control.
A dumb load will be provided which when manually switched to the function
generator will sweep the entire operating range at the selected frequency.
Provisions will be provided for displaying voltage and current on an oscilloscope
or some other suitable recording device.
A preliminary parts list is given below as Table VI.
iz VI
Preliminan Parts List
Quantity_	 Item	 P	 No,
2	 Main Power Supply 	 Kepco KS-60-20M
2	 Aux. Power Supply	 HP 6202B
1	 Constant Current Supply 	 HP 6181A
1	 Function Generator	 HP 3300A
3.	 Programmable Resistor
	 JRL RVD-104
1	 Programmer	 Ind. Timer Mod. 282
1	 Diode Reference
1	 Thermoelectric Cooler
	 Borg—Warner Mod. 920
28	 Power Transistor	 SDT-8801
30	 Med. Power Transistor 	 SDT-5951
5	 Signal Transistor	 Misc.
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TABLE VI - Preliminar-Y Parts List Cont'd)
M=ti t-V
	 Lis	 Part No..
7	 Operational Amplifiers	 RA-909
150	 Resistors
30	 Diodes
10	 Capacitors
1	 Current Shunt
3	 Heat Sink	 Wakefield FCA-800
1	 Rack and Blowers
4.2 Mechanical Design
The system will have to be housed in a double bay rack due to power dissipa-
tion and space requirements both. In the worst case approximately 2500 watts
will have to be dissipated. The capital equipment alone will occupy one bay with
the power stages, dummy load and control panel occupying the other. Power dissi-
pation will be equalized as much as possible between the two bays however.
Provisions for interconnection with the computer, the load, and additional
power modules will be provided at the rear of the cabinet. Test points will be
provided at the rear with vital test points also being brought out to the front
panel.
co-^
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5. SUMMARY
5.1 General
The tradeoff studies of Section 2 revealed that an analog generation of
the basic V—I characteristic utilizing a forward biased solar cell as the
basic reference can result in a true simulation of the static and dynamic
characteristics of the solar array. This type of a generation scheme how-
ever can most easily be programmed by digital means. A 500 watt power module
was found to be the best tradeoff between flexibility, accuracy, and cost
considerations. Accuracy analysis showed that a current accuracy of + 0.5%
of short circuit current could be achieved. Based on these conclusions a
reference design based on a 500w analog/digital concept was selected and
preliminary design calculations showed it to be capable of meeting the de-
sired design requirements.
5.2 Materials Report
No tests, experiments, developments, studies or other efforts were per-
formed on materials during the period of the study.
5.3 New Technology
The use of the forward biased solar cell as a reference to obtain the
dynamic characteristics of the solar array is thought to be a new technology
innovation and the required report will be submitted.
i
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